NOU-21-2005 13:19 FPCD6133 972 917 4418 P.03

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- 1 1. (Currently Amended) A compressor of a multiplier comprising:
- 2 a first compressor, wherein said first compressor comprises:
- 3 a first plurality of inputs;
- 4 a first summation output;
- 5 a first carry bit output; and
- a first plurality of transistor paths connecting each of said first plurality of inputs to said summation output, wherein a first compressor critical transistor stage path level within said first compressor is less than seven three;
- 10 a second carry bit output;
- a second plurality of transistor paths connecting each of said
 first plurality of inputs to said second carry bit output; and
- a successive compressor, wherein said successive compressor comprises:
- 15 a second plurality of inputs;
- 16 a second summation output; and
- 17 said compressor of a multiplier further comprising:
- 18 a plurality of successive transistor paths connecting at
- 19 least one of said first plurality of inputs to said first carry bit
- output of said first compressor, connecting said first carry bit
- output to at least one of said second plurality of inputs between said first compressor and said second plurality of inputs between
- 22 said first compressor and said second compressor and connecting at
- 23 least one of the second plurality of inputs to said second
 24 summation output of said second
- 24 summation output of said successive compressor, wherein a
- 25 successive compressor critical transistor stage path level within
- 26 said successive compressor is less than eight three ;
- wherein each of said first plurality of transistor paths, each of said second plurality of transistor paths, and each of said

NOV-21-2005 13:19 FPCD6133 972 917 4418 P.04

- 29 plurality of successive transistor paths comprises a plurality of
- 30 switches and a plurality of inverters, said switches and said
- 31 inverters form a plurality of logic stages for each of said first
- 32 plurality of inputs.

2 to 4. (Canceled)

- 1 5. (Currently Amended) The compressor of claim $4 \frac{1}{2}$, wherein at
- 2 least one of said logic stages for at least one of said first
- 3 plurality of inputs is a transfer gate XOR stage and at least one
- 4 of said logic stages for at least one of said first plurality of
- 5 inputs is a transfer gate XNOR stage.
- 1 6. (Currently Amended) The compressor of claim $\frac{3}{2}$, wherein when
- 2 one of said first plurality of inputs is connected to a source of
- 3 one said switches, said input is not connected to a gate of another
- 4 of said switches, and when one of said first plurality of inputs is
- 5 connected to a gate of one said switches, said input is not
- 6 connected to a source of another of said switches.
- 1 7. (Currently Amended) The compressor of claim $\frac{3}{2}$, wherein a
- 2 drain of each of said switches is not connected to a source of
- 3 another of said switches.
- 1 8. (Currently Amended) The compressor of claim $4\frac{1}{2}$, wherein when
- 2 one of said inverters within one of said logic stages is connected
- 3 to a source of one of said switches within the same logic stage as
- 4 said inverter, said inverter is not connected to a gate of another
- 5 of said switches within the same logic stage as said inverter, and
- 6 when one of said inverters within one of said logic stages is
- 7 connected to a gate of one of said switches within the same logic
- 8 stage as said inverter, said inverter is not connected to a source

9 of another of said switches within the same logic stage as said 10 inverter.

9. (Canceled)

- 1 10. (Currently Amended) The A compressor of claim 2 multiplier comprising:
- 3 <u>a first compressor, wherein said first compressor comprises:</u>
- 4 <u>a first plurality of inputs;</u>
- 5 <u>a first summation output;</u>
- 6 <u>a first carry bit output; and</u>
- a first plurality of transistor paths connecting each of

 8 said first plurality of inputs to said summation output, wherein

 9 said a first compressor critical transistor stage path level within
- 10 said first compressor is six; and
- 11 <u>a successive compressor, wherein said successive compressor</u>
 12 <u>comprises:</u>
- 13 <u>a second plurality of inputs;</u>
- 14 <u>a second summation output; and</u>
- 15 <u>said compressor of a multiplier further comprising:</u>
- 16 a plurality of successive transistor paths connecting at
- 17 least one of said first plurality of inputs to said first carry bit
- 18 output of said first compressor, connecting said first carry bit
- 19 output to at least one of said second plurality of inputs between
- 20 said first compressor and said second compressor and connecting at
- 21 least one of the second plurality of inputs to said second
- 22 summation output of said successive compressor, said a successive
- 23 compressor critical transistor stage path level within said
- 24 successive compressor is seven.
- 1 11. (Original) The compressor of claim 10, wherein a number of 2 said first plurality of inputs is five.

NOV-21-2005 13:20 FPCD6133 972 917 4418 P.06

- 1 12. (Currently Amended) The compressor of claim $4 \frac{1}{2}$, wherein a
- 2 first compressor critical logic stage path level is less than four
- 3 and a successive compressor critical logic stage path level is less
- 4 than four.
- 1 13. (Currently Amended) The compressor of claim $\frac{1}{2}$, wherein a
- 2 number of binary ones in the first plurality of inputs is the sum
- 3 of two times the first carry bit output, two times the second carry
- 4 bit output, and the summation output.
- 1 14. (Original) The compressor of claim 13, wherein the summation
- 2 output, the second carry bit output, and the first carry bit
- 3 output, are logically expressed as
- 4 So = $((Bi \oplus Ci) \oplus (Di \oplus Ai)) \oplus Xi;$
- 5 Co = $((Bi \oplus Ci) \oplus (Di \oplus Ai)) \cdot Xi + ((Bi \oplus Ci) \oplus (Di \oplus Ai))$
- Ai; and
- 7 Xo = (Bi \oplus Ci) Di + (Bi \oplus Ci) Bi.

Claims 15 to 36. (Canceled)